Semiconductor devices with sidewall spacers of equal thickness

ABSTRACT

Semiconductor structures with different devices each having spacers of equal thickness and methods of manufacture are disclosed. The method includes forming a first gate stack and a second gate stack. The method further includes forming sidewall spacers of equal thickness for both the first gate stack and the second gate stack by depositing a liner material over spacer material on sidewalls of the first gate stack and the second gate stack and within a space formed between the spacer material and source and drain regions of the first gate stack.

FIELD OF THE INVENTION

The invention relates to semiconductor structures and, more particularly, to semiconductor structures with different devices each having spacers of equal thickness and methods of manufacture.

BACKGROUND

In CMOS technologies, NFET and PFET devices are optimized to achieve required design performance. This optimization include doping concentrations, material selections and dimensions. For example, in conventional CMOS technologies, and particularly in dual EPI process schemes for source and drain formation, both the NFET and PFET devices share many of the same processes and topology to reduce manufacturing costs and provide optimal performance, where possible. However, current process schemes, and in particular dual EPI process schemes, the spacer thickness of the NFET and PFET devices are different, with the NFET device having a thicker spacer than the PFET devices. This thicker spacer leads to degraded device performance due to longer proximity to the channel.

SUMMARY

In an aspect of the invention, a method comprises forming a first gate stack and a second gate stack. The method further comprises forming sidewall spacers of equal thickness for both the first gate stack and the second gate stack by depositing a liner material over spacer material on sidewalls of the first gate stack and the second gate stack and within a space formed between the spacer material and source and drain regions of the first gate stack.

In an aspect of the invention, a method comprises forming a first gate stack and a second gate stack and forming a spacer material over the first gate stack and the second gate stack. The method further comprises forming source and drain regions abutting the spacer material of the first gate stack. The method further comprises creating a space between the source and drain regions and the spacer material of the first gate stack. The method further comprises depositing a liner material over the spacer material of the first gate stack and the second gate stack and within the space between the source and drain regions and the spacer material of the first gate stack to form sidewall spacers for both the first gate stack and the second gate stack. The method further comprises removing the liner material and the spacer material on a surface adjacent to the second gate stack. The method further comprises forming source and drain regions on the surface adjacent to the second gate stack.

In an aspect of the invention, a structure comprises a first gate structure comprising a sidewall spacer abutting raised source and drain regions, and a second gate structure comprising a sidewall spacer abutting raised source and drain regions. The sidewall spacer of the first gate structure has a same thickness as the sidewall spacer of the second gate structure. The sidewall spacer of the first gate structure and the sidewall spacer of the second gate structure comprise a combination of a spacer material and a liner material.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The present invention is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present invention.

FIGS. 1-8 show structures and respective manufacturing processes in accordance with aspects of the present invention.

DETAILED DESCRIPTION

The invention relates to semiconductor structures and, more particularly, to semiconductor structures with different devices each having spacers of equal thickness and methods of manufacture. More specifically, the present invention comprises NFET and PFET devices formed on a same substrate, each having a raised source and drain region and sidewall spacer with the same thickness. Advantageously, the same sidewall spacer thickness for both NFET and PFET devices will improve device performance, compared to conventional processes/structures where the spacer thickness of the NFET device is typically thicker than the spacer thickness for the PFET device or vice versa.

In embodiments, the NFET and PFET devices can be formed using complementary metal-oxide-semiconductor (CMOS) processes. For example, the semiconductor devices of the present invention can be manufactured in a number of ways using a number of different tools. In general, though, the methodologies and tools are used to form structures with dimensions in the micrometer and nanometer scale. The methodologies, i.e., technologies, employed to manufacture the semiconductor devices of the present invention have been adopted from integrated circuit (IC) technology. For example, the structures of the present invention are built on wafers and are realized in films of material patterned by photolithographic processes on the top of a wafer. In particular, the fabrication of the NFET and PFET devices of the present invention uses three basic building blocks: (i) deposition of films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask.

FIG. 1 shows a structure and respective processing steps in accordance with aspects of the present invention. In particular, the structure 10 of FIG. 1 can comprise a bulk substrate implementation or silicon on oxide (SOI) implementation. In still further implementations, the structure 10 of the present invention can be applied to planar technologies, finFET technologies and Extremely Thin Silicon on Insulator (ETSOI) FET technologies, with either a gate first or gate last implementation. The gate stack should be understood by those of ordinary skill as a dummy gate or an active gate.

In any scenario, the substrate 12 can be composed of any suitable semiconductor material including, but not limited to, Si, SiGe, SiGeC, SiC, Ge alloys, GaAs, InAs, InP, and other III/V or II/VI compound semiconductors. In the SOI implementation (or bulk), insulator material 14, e.g., oxide, can be formed on the substrate 12, with a semiconductor material 16 formed on the insulator material 14. The semiconductor material 16 can be composed of any suitable semiconductor material as described herein.

In the finFET implementation, the semiconductor material 16 can be patterned to form a plurality of fins (also represented by reference numeral 16, as represented along its longitudinal axis). The plurality of fins 16 can be formed using conventional lithography and etching, e.g., reactive ion etching, processes, or sidewall image transfer (SIT) processes. By way of illustration, in the SIT technique, a mandrel, e.g., SiO₂, is deposited on the upper layer of material (e.g., semiconductor material 16), using conventional deposition processes (e.g., chemical vapor deposition (CVD)). A resist is formed on the mandrel material, and exposed to light to form a pattern (openings). A reactive ion etching (RIE) is performed through the openings to form the mandrels. In embodiments, the mandrels can have different widths and/or spacing depending on the desired dimensions between the fin structures. Spacers are formed on the sidewalls of the mandrels which are preferably material that is different than the mandrels, and which are formed using conventional deposition processes known to those of skill in the art. The spacers can have a width which matches the dimensions of the fin structures 16, for example. The mandrels are removed or stripped using a conventional etching process, selective to the mandrel material. An etching is then performed within the spacing of the spacers to form the sub-lithographic features of the fin structures 16. The sidewall spacers can then be stripped.

Still referring to FIG. 1, in any of the above noted implementations, gate stacks 18 are formed using conventional CMOS fabrication processes. Although the following description will be described with reference to finFET implementations for ease of discussion, it should be understood by those of ordinary skill in the art that similar processes can also be used for the other noted implementations such that no further description is needed for a complete understanding of each of the different implementations.

As discussed further herein, in the finFET implementation, for example, a dielectric material 18 a is blanket deposited over the fin structures 16 and any other exposed surfaces. In embodiments, the dielectric material 18 a can be a high-k dielectric material such as a hafnium based material. A poly or metal materials (of different work functions) 18 b are deposited on the dielectric material 18 a using conventional CVD processes. A hard mask 20, e.g., SiN or SiN/SiO₂ or other low-k dielectric material, is deposited on the poly or metal materials 18 b. The gate stacks 18 are then patterned using conventional lithography and etching, e.g., RIE, processes as already described herein. In embodiments, the gate stack patterning can comprise, for example, single exposure lithography or double patterning (e.g., litho-etch-litho-etch or litho-litho-etch), extreme ultraviolet lithography (EUV) or SIT techniques. In the finFET implementation, the gate stacks 18 are formed orthogonal to a length of the fins 16, thereby extending over several fins.

In FIG. 2, a spacer deposition is performed over the structure of FIG. 1, e.g., gate stacks 18′ and 18″. For example, in embodiments, a first spacer material 22 is blanket deposited over any exposed structures, including the gate stacks 18′ and 18″. The first spacer material 22 can be, e.g., SiN, SiO₂, SiOCN, SiCN, SiCOH, or any low-K material (where K<6), deposited using a conformal deposition process, e.g., CVD or atomic layer deposition (ALD). The first spacer material 22 can be deposited to a thickness of about 3 nm to 15 nm for 14 nm technology node and beyond. A masking material 24 is then deposited and patterned over the gate stack 18″ (e.g., NFET), using conventional deposition and lithography processes as described herein. In embodiments, the masking material 24 can consist of bi-layer resist, e.g., resist and an optical planarization layer (OPL) or tri-layer resist, e.g., resist, Si or Ti containing ARC and OPL, which will be used to protect the gate stack 18″ during subsequent processes.

In FIG. 3, the first spacer material 22 on unprotected horizontal surfaces of the structure, e.g., portions of the fins 16, upper surface of the gate stack 18′ and portions of the insulator layer 14, are removed using an etching process, e.g., RIE, with a selective chemistry. In embodiments, this etching process is an isotropic etch, which will result in the formation of first sidewall spacer 22 a on the gate stack 18′ (e.g., PFET). After the etching process, the resist can be removed using conventional stripping processes, e.g., oxygen ashing, etc.

In FIG. 4, a raised source and drain region 24 is formed on sides of the gate stack 18′. In embodiments, the raised source and drain region 24 is formed by an epitaxial growth process of semiconductor material. As shown in FIG. 4, the raised source and drain region 24 will abut directly against the first sidewall spacer 22 a of the gate stack 18′ (e.g., PFET).

As shown in FIG. 5, for example, the first spacer material 22 including the first sidewall spacer 22 a can be thinned using an etching process. For example, the first spacer material 22 over and adjacent to the gate stack 18″ and the first sidewall spacer 22 a of the gate stack 18′ are thinned by an etching process that can comprise a chemistry of hydrofluoric ethylene glycol (HFEG) which is selective to SiN material (e.g., will not significantly affect the material of the source and drain region 24). In an alternative process, the chemistry can be any HF-based wet chemistry for wet isotropic processes. In still another alternative process, the chemistry can be an isotropic dry etch process used with NF₃/NH₃ or NH₃/HF based reactants. A certain amount of first sidewall spacer 22 a can be etched away leaving a space 26 between the source and drain region 24 and the first sidewall spacer 22 a (as well as equivalently thinning the first spacer material 22 over the second gate stack 18″). Although different dimensions of the space 26 are contemplated by the present invention, depending on the technology and performance requirements of the device, one such example can be about 3 nm. The amount of spacer thinning or etching is dependent upon how much liner 28 as shown in FIG. 6 will be deposited.

In FIG. 6, a liner 28 is blanket deposited on the surfaces of the structure, e.g., gate stacks 18′ and 18″. More specifically, the liner 28 will be deposited over the epi material, e.g., the source and drain region 24 of the gate stack 18′, the first sidewall spacer 22 a, the remaining first spacer material 22 and within the space 26. In embodiments, the liner 28 can be deposited to a thickness of about 2 nm to 6 nm for 14 nm technology and beyond, depending on the dimensions of the space. The combination of the liner 28 and the first sidewall spacer 22 a will form composite (or bi layer) sidewall spacers 22 a′ on the gate stack 18′ and composite (or bi layer) sidewall spacers 22 a″ on the gate stack 18″ of equal thickness as discussed further with reference to FIGS. 7 and 8. The liner 28 can be SiN material which will completely fill the space 26 adjacent to the gate stack 18′. The liner 28 can also be, for example, SiN, SiO₂, SiOCN, SiCN, SiCOH, or any low-K material. In embodiments, the liner 28 will have a lower dielectric constant than the first sidewall spacer 22, with the liner 28 occupying the space 26 between the raised source and drain region 24 and the first sidewall spacer 22. This will lower the capacitance between the gate stack and the raised source and drain region.

In FIG. 7, a masking material 30 is formed over the gate stack 18′ (e.g., PFET), using conventional deposition and lithography processes as described herein. In embodiments, the masking material 30 can comprise bi-layer resist, e.g., resist and an optical planarization layer (OPL) or tri-layer resist, e.g., resist, Si or Ti containing ARC and OPL. The masking material 30 will be used to protect the gate stack 18′ and more specifically the composite sidewall spacers 22 a′ on the gate stack 18′ during subsequent processes, e.g., etching of the first spacer material 22 and liner 28 of the gate stack 18″. More specifically, in embodiments, the first spacer material 22 and liner 28 on the unprotected horizontal surfaces of the structure, e.g., portions of the fins 16, upper surface of the gate stack 18″ and portions of the insulator layer 14, are removed using an etching process, e.g., RIE, with a selective chemistry. In embodiments, this etching process is an isotropic etch, which will form composite sidewall spacers 22 a″ on the gate stack 18″ (e.g., NFET). In embodiments, the composite sidewall spacers 22 a″ are formed from a combination of the first spacer material 22 and liner 28, with a thickness “X” equivalent to the sidewall spacers 22 a′ of the gate stack 18′ (e.g., PFET). After the etching process, the resist can be removed using conventional stripping processes, e.g., oxygen ashing, etc.

In FIG. 8, a raised source and drain region 32 is formed on either side of the gate stack 18″. In embodiments, the raised source and drain region 32 is formed by an epitaxial growth process of semiconductor material. As shown in FIG. 8, the raised source and drain region 32 will abut directly against the composite sidewall spacers 22 a″ of the gate stack 18″ (e.g., NFET).

Accordingly, by implementing the processes of the present invention the spacer thickness “X” for both the NFET (e.g., gate stack 18″) and PFET (e.g., gate stack 18′) are the same. By having a uniform (same) thickness, the source and drain regions for both the PFET and the NFET will also be spaced equally away from the respective gate stacks 18′ and 18″. In this way, the equal spacer thickness on both the NFET and PFET can boost device performance.

The method(s) as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein. 

What is claimed is:
 1. A structure, comprising: a first gate structure and a second gate structure formed over a fin structure, a liner material covering a portion of the first gate structure and extending to an upper surface of the fin structure; a liner material covering a portion of the second gate structure and raised source and drain regions for each of the first and second gate structures, wherein the liner material covering a portion of the second gate structure is separated from the upper surface of the fin structure by a portion of a spacer material formed over the second gate structure which is not covered by the liner material, wherein side surfaces of the raised source and drain regions for the first gate structure contact the liner material covering a portion of the first gate structure, which liner material extends to the upper surface of the fin structure, wherein the side surfaces of the raised source and drain regions for the first gate structure are separated from the spacer material by the liner material covering the portion of the first gate structure, and wherein side surfaces of the raised source and drain regions for the second gate structure contact a side surface of the liner material covering a portion of the second gate structure, and a side surface of the spacer material which is not covered by the liner material.
 2. The structure of claim 1, wherein a space between source and drain regions of the first gate structure and a spacer material of the first gate structure comprises thinned spacer material on sidewalls of the first gate structure.
 3. The structure of claim 2, wherein the liner material of the first gate structure extends into the space between the source and drain regions and the spacer material of the first gate structure to contact the upper surface of the fin structure.
 4. The structure of claim 3, wherein the liner material of the first gate structure has a lower dielectric constant than a dielectric constant of the spacer material of the first gate structure.
 5. The structure of claim 4, wherein the first gate structure and the second gate structure each include a dielectric layer formed in contact with an upper surface of the fin structure and in contact with inner walls of the spacer material, the dielectric layer being spaced apart from the liner material by the spacer material.
 6. The structure of claim 5, wherein the first gate structure and the second gate structure each include a conductive material formed on the dielectric layer, the conductive material is in contact with inner walls of the spacer material, the conductive material is spaced apart from the liner material by the spacer material, and the liner material of the first gate structure extends into the space between the source and drain regions and the spacer material of the first gate structure to contact the upper surface of the fin structure.
 7. The structure of claim 6, wherein the liner material is comprised of at least one of SiN, SiO₂, SiOCN, SiCN and SiCOH.
 8. The structure of claim 2, wherein the space has a width dependent on a thickness of the liner material.
 9. The structure of claim 8, wherein the spacer material is a thickness of about 3 nm to 15 nm and the liner material is a thickness of about 1 nm to 5 nm.
 10. The structure of claim 9, wherein the raised source and drain regions of the first gate structure and the second gate structure are a doped epitaxial semiconductor material.
 11. The structure of claim 1, wherein the raised source and drain regions abutting the sidewall spacers of the first and second gate structures are formed on the fin structure.
 12. The structure of claim 11, wherein the first gate structure and the second gate structure each include a dielectric layer formed in contact with an upper surface of the fin structure and in contact with inner walls of the spacer material, the dielectric layer being spaced apart from the liner material by the spacer material.
 13. The structure of claim 12, wherein the first gate structure and the second gate structure each include a conductive material formed on the dielectric layer, the conductive material being in contact with inner walls of the spacer material, and the conductive material being spaced apart from the liner material by the spacer material.
 14. The structure of claim 13, wherein the conductive material is comprised of at least one of a metal material and polysilicon material.
 15. The structure of claim 14, wherein the dielectric layer is comprised of a high-k dielectric material.
 16. The structure of claim 1, wherein the first gate structure is a PFET and the second gate structure is an NFET.
 17. The structure of claim 1, further comprising: a sidewall spacer, formed on a sidewall of the first gate structure, comprised of a combination of the liner material of the first gate structure and a spacer material formed on the sidewall of the first gate structure and covered by the liner material; and a sidewall spacer, formed on a sidewall of the second gate structure, comprised of a combination of the liner material and the spacer material of the second gate structure, wherein the liner material is formed over the spacer material, wherein a portion of the spacer material formed on the sidewall of the second gate structure is devoid of the liner material.
 18. The structure of claim 17, wherein the sidewall spacer of the first gate structure has a same thickness as the sidewall spacer of the second gate structure.
 19. The structure of claim 1, where lower surfaces of the raised source and drain regions for the first and second gate structures are formed on the upper surface of the fin structure, and wherein a lower surface of the fin structure is formed on a substrate and separated from the substrate by an insulating layer.
 20. The structure of claim 1, wherein upper surfaces of the raised source and drain regions for the first gate structure are covered by a portion of the liner material, and upper surfaces of the raised source and drain regions for the second gate structure are devoid of the liner material. 